Abstract-In this paper, we present GaN-on-Si vertical transistors consisting of a 6.7 μm thick n-p-n heterostructure grown on 6-inch silicon substrates by MOCVD. The fabricated vertical trench gate MOSFETs exhibited E-mode operation with a threshold voltage of 3.3 V and an on/off ratio of over 10 8 . A specific on-resistance of 6.8 mΩ·cm 2 and a high off-state breakdown voltage of 645 V were achieved. These results show the great potential of the GaN-on-Si platform for the next generation of cost-effective power electronics.
INTRODUCTION
GaN-based semiconductors and devices have progressed rapidly in the past decades. The dominant III-nitride power devices with a high breakdown voltage are lateral AlGaN/GaN high electron mobility transistors (HEMTs), which have the distinct advantages of polarization charges at the heterointerface to produce a high-density and high-mobility two-dimensional electron gas (2DEG) that effectively reduces the on-resistance and increases the switching speeds of highvoltage devices. However, lateral GaN HEMTs have some limitations for power applications. For example, the threshold voltage (VTH) of most GaN HEMTs is not high enough for failsafe operation in power systems. In addition, the lateral topology is not suitable for high-voltage and high-current applications. Substantial gate-to-drain spacing is required to achieve high breakdown voltages, which increases the chip size and reduces the effective device current density.
Vertical topology, on the other hand, provides a feasible solution for high-power-density devices. By increasing the thickness of the drift layer, the breakdown voltage can be increased without sacrificing the device size. There have been several reports of high performance GaN-based vertical transistors on freestanding GaN substrates [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] . However, the high cost and small available size of bulk GaN substrates limit the wide-spread commercial adoption of vertical power devices on bulk GaN. The GaN-on-Si platform offers a costeffective alternative for vertical GaN power devices, due to its large-scale availability, low cost, and a mature fabrication technology [14] [15] [16] [17] [18] [19] [20] .
In this work, we demonstrate quasi-vertical GaN-on-Si vertical transistors based on a 6.7 μm-thick n-p-n heterostructure grown on 6-inch silicon substrates. The fabricated vertical trench gate MOSFETs exhibited E-mode operation with a VTH of 3.3 V and an on/off ratio of over 10 8 . A specific on-resistance (RON,SP) of 6.8 mΩ·cm 2 and a high offstate breakdown voltage of 645 V were achieved. The excellent performance can be attributed to the optimized 4 μm drift layer. This excellent performance reveals the great potential of GaNon-Si to serve as a platform for future power electronic applications.
II. DEVICE STRUCTURE AND FABRICATION
The n-p-n heterostructure used in this work was grown on 6-inch Si (111) substrates by metal organic chemical vapor deposition system. Fig. 1 (a) presents the schematic structure of the n-p-n structure on silicon substrates. From bottom to top, the n-p-n structure consisted of a 1.1 μm-thick buffer layer, a 1 μm-thick n-type GaN layer (Si dopant concentration ~ 1 × 10 ). Cross-sectional SEM image in Fig. 1 (b) shows a total epitaxial thickness of 6.7 μm, with an abrupt junction interface. A thick GaN drift layer with high crystalline quality is required to achieve high breakdown characteristics for GaN vertical devices. A 4 μm-thick continuously grown GaN drift layer on silicon was achieved with a low dislocation density of 3×10 , without the use of any interlayer which would significantly degrade the RON,SP. After growth, the wafer bowing was X ~ -57 μm, Y~ -45 μm, indicating excellent strain management of the thick GaN growth.
A schematic process flow is depicted in Fig. 2 . The device fabrication started with a plasma-based dry etching process of GaN to form the trench structures for the vertical gate. The sample was then treated with a Tetra Methyl Ammonium Hydroxide (TMAH) solution. A rapid thermal annealing was performed at 850°C for 20 min in a N2 ambient to activate the p-type GaN. Subsequently, a SiO2 gate dielectric for the vertical MOSFETs was deposited on the top surface and trenches by atomic layer deposition. After opening contact holes, a double-layer metal stack of Cr/Au was evaporated to form both the source and gate electrodes for the vertical MOSFETs. Finally, a 5 μm-deep etching was performed using a ICP etch, followed by the evaporation of drain electrodes. More Details of fabrication can be found in [21] .
III. RESULTS AND DISCUSSION Fig. 3 (a) and (b) presents the cross-sectional schematic and SEM image of the GaN-based vertical trench gate MOSFET on silicon substrates. A 1.6 μm deep gate trench can be observed by FIB-SEM. The trench sidewalls were inclined by 13.2° from the c-axis, resulting in a trench width of 4.0 μm and 5.5 μm at the bottom and the top, respectively. Due to the erosion of the edge of the SiO2 hard mask during dry etching, a small kink was formed at the middle position of the sidewall. The sidewall and bottom of the gate trench were well covered by SiO2 gate dielectric and Cr/Au gate metal, which is crucial to obtain a low leakage and low on-resistance vertical trench gate MOSFET.
It has been reported that TMAH wet etch is effective in removing damage from the sidewall and bottom of the dryetched gate trench, which can improve the conductivity of the inversion channel and eliminate the high electric field peaks at the bottom of the gate region [22] . To investigate the effect of TMAH treatment on the dry etched GaN surface, ICP etching was carried out to remove the top 1 μm layer from the asgrown n-p-n structure, followed by TMAH treatment at 85°C for 60 minutes. Fig. 4 compares the AFM images of the dry etched sample (a) before and (b) after TMAH treatment in an area of 2 × 2 μm 2 . Large dots can be observed on the ICP exposed n --GaN surface, which might be caused by the unoptimized ICP etching conditions. The surface morphology of the TMAH treated sample is dramatically improved with a root mean squire (RMS) roughness of 0.4 nm from 1.4 nm before treatment, indicating that TMAH is effective in removing the dry etching damages and smoothing the etched surface. for the vertical MOSFETs. The breakdown was destructive and mainly observed at the mesa edge regions, which could be improved with edge termination technologies. However, the performance observed even without edge termination is remarkable, which shows the huge potential for GaN on Si vertical transistors. The gate current below 10 -5 A/cm 2 , implying that the drain leakage current originates from a leakage current between the source and the drain contacts. The off-state leakage mechanism was further identified by studying the correlation between leakage current density I and E field. A nearly linear relationship of ln (I) ∝ E was found for the fabricated vertical MOSFETs, as plotted in Fig. 6 (b) . Referring to [23] , the ln (I) ∝ E linearity indicates that the leakage mechanism is dominated by variable-range hopping for the vertical MOSFETs in this work.
A two terminal breakdown test for the as-grown n-p-n structure was also performed. As shown in Fig. 7 (a) , the breakdown voltage of the n-p-n structure (VBR) is ~ 679 V, which is consistent with the MOSFET breakdown voltage. The measured leakage current mainly flows through the n-p-n heterostructures, instead of the etched surfaces. To test this, we have measured the leakage current from two-terminal circular n-p-n test structures with different mesa radius (R = 50 μm, 75 μm, and 125 μm), and found the exact same leakage current density with different radius (no dependence of leakage current density on the mesa periphery in Fig. 7 (b) ). This indicates that the device leakage current is mainly through the heterostructure instead of the etched sidewall.
Our GaN-on-Si vertical transistors were benchmarked in . An off-state breakdown voltage of 645 V was achieved, thanks to the highquality 4-μm-thick GaN drift layer. These results make this GaN-on-Si vertical MOSFETs very promising for costeffective and high-performance power electronics applications.
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